在VHDL语言中，下列对时钟边沿检测描述中，错误的是
·if clk’event and clk = ‘1’ then
·if falling_edge(clk) then
·if clk’event and clk = ‘0’ then
·if clk’stable and not clk = ‘1’ then